

US007532537C1

(12) INTER PARTES REEXAMINATION CERTIFICATE (1320th)

United States Patent

Solomon et al.

(10) Number: US 7,532,537 C1

(45) Certificate Issued: Aug. 2, 2016

(54) MEMORY MODULE WITH A CIRCUIT PROVIDING LOAD ISOLATION AND MEMORY DOMAIN TRANSLATION

(75) Inventors: Jeffrey C. Solomon, Irvine, CA (US);

Jayesh R. Bhakta, Cerritos, CA (US)

(73) Assignee: Netlist, Inc.

Reexamination Request:

No. 95/001,381, Jun. 9, 2010

Reexamination Certificate for:

Patent No.: 7,532,537
Issued: May 12, 2009
Appl. No.: 11/335,875
Filed: Jan. 19, 2006

Certificate of Correction issued Mar. 16, 2010

Related U.S. Application Data

- (63) Continuation-in-part of application No. 11/173,175, filed on Jul. 1, 2005, now Pat. No. 7,289,386, which is a continuation-in-part of application No. 11/075,395, filed on Mar. 7, 2005, now Pat. No. 7,286,436.
- (60) Provisional application No. 60/645,087, filed on Jan. 19, 2005, provisional application No. 60/588,244, filed on Jul. 15, 2004, provisional application No. 60/550,668, filed on Mar. 5, 2004, provisional application No. 60/575,595, filed on May 28, 2004, provisional application No. 60/590,038, filed on Jul. 21, 2004.
- (51) **Int. Cl. G11C 8/00** (2006.01) **G11C 5/04** (2006.01)

(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)

(52) U.S. Cl.

(58) Field of Classification Search

None

See application file for complete search history.

(56) References Cited

To view the complete listing of prior art documents cited during the proceeding for Reexamination Control Number 95/001,381, please refer to the USPTO's public Patent Application Information Retrieval (PAIR) system under the Display References tab.

Primary Examiner — Behzad Peikari

(57) ABSTRACT

A memory module includes a plurality of memory devices and a circuit. Each memory device has a corresponding load. The circuit is electrically coupled to the plurality of memory devices and is configured to be electrically coupled to a memory controller of a computer system. The circuit selectively isolates one or more of the loads of the memory devices from the computer system. The circuit comprises logic which translates between a system memory domain of the computer system and a physical memory domain of the memory module.

